Sep 24, 2019 — I am trying to make a 2:1 (8 bit wide) mux in VHDL. Here's what I have: library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity lab1 is Port ( SEL ...
DOWNLOAD: https://byltly.com/2fbc11
DOWNLOAD: https://byltly.com/2fbc11
2-1-mux-vhdl
939c2ea5af
Comments